






10/512 04









































PCT/US2003/019085

	dielectric layer 2
	interface between dicketnic and semiconductor 3
	semiconductor substructi
	SUBS PORTE

F16 & semiconductor substrate with dielectric layer on surface

10/514/00

PCT/US2003/019085

FIG. 7

: lon implant places depart plus second species into implanted layer contained within diclectuic

shallow junction formed by diffusion 6

F168: After heat treatment, a shallow junction has been formed in the semiconductor substrate.